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EXECUTIVE SUMMARY
This report describes the design, fabrication, and testing of the Single-Event
Upset/Total Dose (SEU/TD) Radiation Monitor chip and three diagnostic chips. The
Radiation Monitor is scheduled to fly on the Mid-Course Space Experiment Satellite
(MSX). The Radiation Monitor chip consists of a custom-designed 4-kbit SRAM for
heavy ion detection and three MOSFETs for monitoring total dose. They were
fabricated in a 1.6-Mm n-well double-level metal CMOS process brokered by MOSIS as
run NO6J. These chips were fabricated with diagnostic chips on three wafers.
The diagnostic chips are the Process Monitor and the Reliability and Fault chips.
The following results were measured from wafers 2, 11, and 12. Metal1 had no
breaks in 9.0 meters and no metal bridges in 1.8 meters. Metal2 had no breaks in
7.6 meters and no metal bridges in 1.5 meters. Poly had 1 break in 13.6 meters
and 2 poIx bridges in 2.7 meters. Oxide pinhole density for n-MOSFETs was 17
defects/cm L and for p-MOSFETs was 5 defects/cm _. Poly, Metall, and Metal2 step
resistances were excellent, being about a few percent. Metal2 electromigration
results were excellent with to.01 = 416 years. Standard deviations for p-Poly, n-
Poly and n-Diff contact resistances were higher than expected.
To choose superior wafers, it is necessary to acquire data identified by wafer.
In addition, the calibration of the Radiation Monitor's SRAM particle response
requires accurate intra-chip data. Inter-wafer process monitor MOSFET threshold
voltages varied widely from 14 to 37 mV depending on the wafer and overestimated
the SRAM threshold variability. In addition results from wafers 2 were distinctly
different from wafers 11 and 12. Inter-chip inverter-matrix thresholds were tight
and varied from 2 to 8 mV depending on inverter geometry. For the same geometry
these inter-chip results agreed closely with SRAM thresholds, which varied by 10
mV.
The 4-kbit SEU SRAM was designed to monitor the heavy ion upset rate. The SRAM
has an externally adjustable offset voltage, Vo. The SRAM was irradiated with
0.55 and 1.0 MeV protons and 4.7 MeV alpha particles. From an analysis of the
SRAM particle upset rate, it was determined that the overlayer thickness _s 4.32
Mm and collection depth is 6.64 Mm. Using this data a LET = 2.88 MeV-cm_/mg is
estimated for the MSX operating conditions of Vo = 5 V.
The total dose MOSFETs are a calibrator p-MOSFET, a floating gate p-MOSFET, and a
standard n-MOSFET. The calibrator and standard MOSFETs monitor total dose via the
threshold shift due to radiation-induced oxide charging. The floating gate MOSFET
monitors dose via the channel conductance shift of the floating gate p-MOSFET due
to the accumulation of gate charge.
The SEU/TD Radiation Monitor chip had an initial functional yield of 94.6 percent.
SRAM electrical tests consisted of power up, walking ones, checker board, access
time, and standby power tests. The chips were given a static powered burn-in for
24 hours at 125°C. During electrical tests, various failure modes were detected
including stuck memory cells, large chip stand-by leakage, and large transistor
leakage. It should be noted that the total dose MOSFETs have unprotected gates
and 29 MOSFETs were lost during the hermetic seal lidding operation. It appears
that normal ESD prevention practices were not sufficient to protect MOSFETs with
unprotected gates. Forty-three (43) SEU SRAMs and 14 Total Dose MOSFETs passed
the hermeticity and final electrical tests and were delivered to LL.
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ABSTRACT
This report describes the design, fabrication, and testing of the Single-Event
Upset/Total Dose (SEU/TD) Radiation Monitor chip. The Radiation Monitor is
scheduled tb fly on the Mid-Course Space Experiment Satellite (MSX). The
Radiation Monitor chip consists of a custom-designed 4-kbit SRAM for heavy ion
detection and three MOSFETs for monitoring total dose.
In addition the Radiation Monitor chip was tested along With three diagnostic
chips: Process Monitor and the Reliability and Fault chips. These chips revealed
the quality of the CMOS fabrication process. The SEU/TD Radiation Monitor chip
had an initial functional yield of 94.6 percent. Forty-three (43) SEU SRAMs and
14 Total Dose MOSFETs passed the hermeticity and final electrical tests and were
delivered to LL.
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Design and Qualification of the
SEU/TD Radiation Monitor Chip
1.0 INTRODUCTION
This document describes the development of a Single-Event Upset (SEU) and Total
Dose (TD) Radiation Monitor chip which was delivered to the Massachusetts
Institute of Technology's Lincoln Laboratory (LL) by the Jet Propulsion Laboratory
(JPL). This chip is scheduled to be flown on the Mid-Course Space Experiment
Satellite (MSX) scheduled to launch in 1992.
This chip was developed by JPL's VLSI Technology Group as part of an on-going
program devoted to the development of qualification techniques for VLSl circuits.
This chip provides a means of establishing the connection between ground test
results and space test results. The Group has developed several chips for flight
test. The first test chip was delivered in March of 1986. Twelve test chips were
delivered to the Air Force Geophysics Laboratory (AFGL) and were included on the
Combined Release and Radiation Effects Satellite (CRRES) launched July 25, 1990
[1,2].
Currently a radiation monitor (RADMON) is being developed for flight on the Space
Technology Research Vehicle (STRV), which is scheduled for launch in December
1993. It consists of a total dose monitor and a 14 chip, 3-bin particle
spectrometer. Our long range goal is to develop the RADMON so that it can serve
as a SEU/TD Radiation Monitor on a spacecraft to alert the control system to
radiation hazards and to explain radiation-induced system upsets. In addition the
data accumulated from these chips will allow mapping of the proton and cosmic-ray
environments.
1.1 Overview
The objective of this task is to develop a custom radiation monitor with the same
(CMOS) technology used to fabricate the circuitry used in the spaceborne computers
and signal processors. Thus the results observed from the radiation monitor can
be directly related to the functionality of the spaceborne electronics. The
SEU/TD Radiation Monitor will be used to determine the total accumulated dose and
SEU rates. These results will be compared to the performance of the signal
processor chips developed by Lincoln Laboratory.
The space radiation effects of concern to modern microcircuits are Single-Event
Upsets (SEUs) and Total lonizing Dose (TD). In the SEU effect, cosmic rays and
high energy protons, that undergo electronic reactions with the integrated
circuits, deposit sufficient charge in memory cells and latches to flip bits and
corrupt data. Such events do not induce any physical damage and thus are
nondestructive. On the other hand, in the TD effect, gate oxides are charged,
which is a permanent change. This shifts transistor threshold voltages and
reduces the channel mobility. A change in these parameters degrades the
_e_formance of CMOS integrated circuits (ICs) by changing the propagation delay
L_J
A photomicrograph of the 28-pin chip is shown in Figure 1 and the pin numbers are
listed in Table I. A block diagram of the chip is shown in Figure 2, where it is
seen that the chip contains the following devices: (a) SEU SRAM, (b) standard n-
MOSFET, (c) calibrator p-MOSFET, and (d) floating gate p-MOSFET.
The floating gate MOSFET experiences channel-conductance shifts, which are due to
radiation-induced gate charge. To monitor total ionizing dose effects, floating
gate drain current is measured and compared to the drain current from a calibrator
MOSFET so the radiation-induced floating gate charge can be determined.
Table I. Pinout of the SEU/TD chip.
PIN DESCRIPTION PIN DESIGNATION PIN NO.
Power: VDD = 5 V
Ground: 0 V
Offset Voltage: Vo = 5 V
SRAM Control:
SRAM Data In:
SRAM Data Out:
SRAM Address:
n-MOSFET Standard Gate
n-MOSFET Standard Drain
p-MOSFET Calibrator Gate
p-MOSFET Calibrator Drain
p-MOSFET Floating Gate Drain
VDD 5
GND 11
Vo 4
Ebar 18
Wbar 19
DO 20
DI 22
D2 24
D3 27
QO 21
QI 23
Q2 25
Q3 28
AO 3
AI 2
A2 I
A3 26
A4 12
A5 13
A6 14
A7 17
A8 16
A9 15
Gn 9
Dn 10
Gp 7
Dp 6
Dpfloat 8
m
m_
A7 A8 A9 A6 A5 A4
W GN
DO
Q0
D1
Q1
D2
Q2
DR
Gn
Gp
Dp
VD
D
D
A3 D3 Q3 A2 A1 A0 V0
Figure I.
3.29 ram.
Photomicrograph of SEU/TD radiation monitor chip which is 3.12 mm x
The SRAM is a classical six-transistor cell that has been customized as indicated
by the cross-sectional diagram shown in Figure 3. The cell was modified by adding
an offset voltage, Vo, to one side of the memory cell. This allows the sensitivity
of the cell-to-particle upset to be adjusted externally. In addition the drain,
Dn2, was enlarged to increase the cell cross-section-to-particle capture. In the
LL spacecraft implementation, Vo is connected to VDD in order to simplify the
drive circuitry. Thus the SRAM sensitivity is fixed so that the cells can be
upset _by particles with a LET (Linear Energy Transfer) in excess of 2.88
MeV.cm_/mg. The Vo was used in ground tests, however, to select SRAMs with tight
initial upset characteristics and to calibrate the cell response with proton and
alpha particle radiation.
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Figure 2. Schematic diagram for SEU/TD chip showing the four devices.
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Figure 3. Cross section of SEU SRAM showing a particle track through diode Dn2
which can initiate a bit flip. The n-MOSFETs, Mnl and Mn2, and p-MOSFETs, Mpl and
Mp2, are also shown in the circuit schematic in Figure 9.
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1.2 Scope of Work
This chip was fabricated through MOSIS (Metal Oxide Silicon Implementation
Service) in a 1.6-_m doublq_leve_ metal n-well CMOS process where the p-MOSFETs
substrate was doped to 5x10*" cm TM. The chips were fabricated on 4-inch diameter
wafers which contained about 25 complete chips. JPL received three wafers from
MOSIS. These wafers were scribed and assembled into 75 packages. Six unscreened
parts were delivered to LL for prototyping purposes. Then 50 were hermetically
sealed, screened, and 43 parts were delivered to LL. The following scope of work
was established between JPL and LL.
I) JPL will design the SEU/TD Radiation Monitor, submit the design to a CMOS
foundry for fabrication, and package in 75, 600-mil wide, 28-pin ceramic Dual In-
line Packages (DIPs) with lids.
2) JPL will perform initial functional testing of the monitor and deliver 6
unscreened and unlidded parts to LL.
3) JPL will see that the packaged parts are hermetically sealed and will perform
screening tests, which are a subset of MIL-STD-883C screening procedures for
Class-B devices.
4) JPL will perform final functional testing, monitor grading, and conduct a pre-
shipment review.
5) JPL will deliver up to 50 screened parts to LL.
6) JPL will deliver test documentation to LL.
7) JPL will calibrate the monitor as a particle detector.
8) LL will provide JPL with all ground test and satellite data acquired from the
monitor in a format convenient for JPL analysis.
9) LL will provide JPL with specific satellite orbital information to allow JPL
to correlate the radiation monitor data to known space environmental data.
It should be noted that only 43 screened parts were delivered to LL when 50 were
requested. The number of 43 was an acceptable number since only one part was
intended for flight. The remaining parts were used by LL for ground radiation
tests.
2.0 DIAGNOSTIC TEST CHIPS
A comprehensive set of diagnostic test structures was included with the SEU/TD
Radiation Monitor chip as seen in Figure 4. These chips were included on the
MOSIS NO6J fabrication run and were used to analyze the quality of the fabrication
run. As seen in the figure, the diagnostic test chips consist of Process Monitors
PM 1 and PM 2, Reliability Chip, the Fault Chip, the Total Ionizing Dose (TD)
ChTp, and the Single-Event-Upset (SEU) chip. In order to reduce the cost of the
fabrication, this run was shared with an ASIC chip and a standard cell (STD CELL)
chip. A brief description follows of the test structures and their test results.
5
T
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Figure 4. Chips fabricated on MOSIS run NO6J. Dimensions in mm.
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2.1 Fault Chip
The fault chip consists of a set of test structures which provide statistics on
the VLSI defect densities and distributions of component characteristics. The
defect densities measuredon the fault chip are (a) gate oxide pinholes, (b) Poly-
Metal pinholes, (c) Poly-Poly shorts, (d) Metal1-Metall shorts, (e) Metal2-Metal2
shorts, (f) Poly wire opens, (g) Metall wire opens, and (h) Metal2 wire opens.
A summaryof the results obtained from fault chip defect density test structures
is given in Table 2. The most troublesome defect is the gate oxide defect. An
analysis for the gate oxide defect density follows from the Poisson yield
expression:
(I) Y = exp(-DA)
where D is the defect density and A is the gate oxide area. The yield can be
expressed in terms of the failure rate, F or Y = 1-F. For very small failure
rates, D = F/A. In obtaining this relationship, the approximation In(l-x) : -x
was used. In calculating the gate oxide area, A, the dimensions 1.6 #m by 2.4 Mm
were used. The defect de#sity for n-pinholes is Dn = 17 defects/cm _ and for p-
pinholes Dp = 5 defects/cm L.
These pinhole densities are typical of values previously obtained from MOSIS
fabrication runs as seen in Table 3. Such defects should be caught at test time
and should represent only a yield loss. Overall the results from the defect
density test structures are typical of other CMOSfabrication runs we have
analyzed and are acceptable for this application.
The other test structures found on the fault chip are the matrix test structures.
These structures are used to assess parameter variability, which is an indicator
of the local control obtained in the fabrication process. The structures are: (a)
Linewidth/Step Matrix [4], (b) Contact Matrix [5], and (c) Inverter Matrix [6].
The results are listed in Table 4.
A discussion of these results leads to the following conclusions. Results from
the Linewidth/Step Matrix reveal that step-coverages are acceptable for the step;
resistance percentage is satisfactorily low, being less than 3 percent. Results
from the Contact Matrix indicate that the contact resistance standard deviations
are high for Metall-p-Poly, MetaII-n-Poly, and Metall-n-Diff. Although these
standard deviations are high, they are not judged to compromise the devices
fabricated on this run.
The standard deviations for the Inverter Matrix [4] are of interest because they
are directly related to the variations seen in the offset voltages of the SEU
SRAM. The inverter threshold voltage is given by:
(2) VTinv = VDD + VTn_r - VTp
i+ 8V_r
where VT n is the n-MOSFET threshold voltage, and VTp is the magnitude of the p-
MOSFET threshold voltage. The Beta factor is:
Bn KPn(Wn - AWn)(L p - ALp)
(3) 8r -- =
Bp KPp(Wp - AWp)(L n - ALn)
where KP = MoCox, is the channel mobility, CO is the gate oxide
capacitance/area, W an_°L are the as-drawn channel width and channel length,
respectively, and AW and AL are the deviations from the as-drawn values. The
inverter threshold equation is plotted in Figure 5 and shows that for 8r _ O,
VTin v = VDD - VTp and for 8r _ ®, VTinv = VTn.
A useful parameter is the geometry factor, Gro, which is calculated using as-drawn
MOSFET dimensions:
Gro . WnLp/(WpLn). The variance of the inverter threshold voltage is:
VTpo 2 13rVTno2 8rG(VDD - VTn - VTp)2
(4) VTinv°2 " (i VTrr) 2 + ++ (I + 8V_'rr)2 4(I + VTrr)4
where
Wno 2 Wpo 2 Lno2 Lpo2
(5) G : + + +
Wen2 Wep2 Len 2 Lep 2
where We = W - AW and Le = L - AL. These equations show that for 8 r = O, VTin v -
(VDD - VTDu)±VTpo and for 8 r = ®, VTinv = VTnM±VTno. Thus from Table 4, the
standard cFe_viation for VTpo -- 6 mV and VTnp = 3 mV. Also the deviation for the
"FAT FET" inverter is 2 mV and this indlcates good local control of the ion
implantation which controls the threshold voltages. These values are typical of
those seen on previous MOSIS runs,
_ ! ! slllll| ! ! tilH,| ! I IIIIII| • I _IsII, I ! , lltHl I i ! Illl_._
VDD - IVT,,ol= ,,I.SV
4
- _ VTm: = 0.85 V
VTpo = 0.70 V
1 v".............................................
Figure 5.
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Inverter threshold voltage dependence on the MOSFET geometry factor 8r.
Table 2. Defect density test structure test results
TEST STRUCTURE
COMB RESISTOR
SERPENTINE RESISTOR
p-PINHOLE CAPACITOR
n-PINHOLE CAPACITOR
DEFECT TYPE
NUMBER LENGTH NO. MOSFETs
DEFECTS meters MEASURED
METALI-METALI SHORTS 0 1.8
METAL2-METAL2 SHORTS ] 1.5
POLY-POLY SHORTS 2 2.7
METAL! WIRE OPENS 0 9.0
METAL2 WIRE OPENS 0 7.6
POLY WIRE OPENS 1 13.6
METALI-POLY SHORT i 75.2
GATE OXIDE PINHOLES 3
METALI-POLY SHORT 0 75.2
GATE OXIDE PINHOLES 10
15.6xi06 p-MOSFETs
15.6xi06 n-MOSFETs
Table 3. CMOS gate-oxide pinhole data base.
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Table 4. Matrix test structure results.
TESTSTRUCTURE UNITSMEAN±STDEV
SIX-TERMINALCONTACTRESISTORMATRIX
CONTACTSIZE = 1.6-Mmxl.6-Mm
METALI-p-POLY Q 16.3,1.63
METALI-n-POLY 0 6.1±0.73
METALI-p-DIFF 0 17.5±0.27
METALI-n-DIFF 0 25.9±2.58
STDEV(_)
TEST
POINTS
10.0 3884
11.9 3936
1.5 3992
10.0 3882
LINEWIDTH/STEPMATRIX STEP
RESISTANCE(k)
METALILINEWIDTHDOWN2.4 Mm Mm 2.27*0.032 1440
METALILINEWIDTHUP 2.4 Mm _m 2.39*0.038 1438
METALILINEWIDTHSTEP2.4 Mm pm 2.26±0.065 1.57 1404
METAL2LINEWIDTHDOWN2.4 _m _m 2.27*0.038 1440
METAL2LINEWIDTHUP 2.4 _m _m 2.36±0.043 1440
METAL2LINEWIDTHSTEP2.4 Mm Mm 2.24*0.045 1.69 1440
p-POLYLINEWIDTHDOWN1.6 Mm Mm 1.36±0.036 1440
p-POLYLINEWIDTHUP 1.6 _m _m 1.39±0.036 1440
p-POLYLINEWIDTHSTEP1.6 Mm Mm 1.32,0.039 2.05 1440
INVERTERMATRIX
_74 Ln Lp Gr VTinvu±VTinyo6.4 _6 1.6 ,m 0.0_25 V 3.5D±U.UUb VTpo=6 mV 44
2.4 1.6 9.6 1.6 Mm 0.2500 V 2.86*0.008 132
2.4 6.4 2.4 1.6 Mm 0.2500 V 2.76*0.008 44
9.6 6.4 9.6 6.4 Mm 1.0000 V 2.08*0.002 - FAT FETs 88
2.4 1.6 2.4 1.6 Mm 1.0000 V 2.00±0.008 88
2.4 1.6 2.4 6.4 pm 4.0000 V 1.42±0.006 22
9.6 1.6 2.4 1.6 Mm 4.0000 V 1.42,0.004 22
9.6 1.6 2.4 6.4 pm 16.0000 V 1.09,0.003 • VTna- 3mV 44
E
I0
L
2.2 Process Monitor
The JPL process monitor contains split-cross bridge resistors for measuring sheet
resistance and linewidth of various layers, contact resistors, circular MOSFET
capacitors, MOSFETs and inverters. The process monitor design and data
acquisition are described in a JPL Publication [71. Results from the process
monitor are listed in Tables 5 and 6. These results were taken from wafers 2, 11,
and 12. The results confirm the observations from the fault chip that the contact
resistances for the poly and n-diff contacts have a large spread.
Table 5. Process monitor test results (Part I).
TEST STRUCTURE
LAYER DIMENSIONS UNITS MEAN±STDEV
SHEET RESISTANCE
SAMPLE SIZE = 78
p-POLY 1.6 Mm O/SQ 27.9.1.87
n-POLY 1.6 Mm O/SQ 25.6.1.21
p-DIFF 2.4 _m O/SQ 134.7,3.88
n-DIFF 2.4 Mm O/SQ 66.6.1.93
METALI 2.4 Mm _/SQ 55.0,1.1
METAL2 2.4 Mm nE)/SQ 29.9.1.5
LINEWIDTH
SAMPLE SIZE : 78
p-POLY 1.6 Mm Mm 1.29.0.03
n-POLY 1.6 Mm Mm 1.24.0.03
p-DIFF 2.4 Mm Mm 2.04*0.05
n-DIFF 2.4 Mm Mm 2.20*0.04
METAL1 2.4 _m _m 2.37*0.07
METAL2 2.4 _m _m 2.39*0.25
CONTACT RESISTANCE
1.6-Mmx1.6-Mm, SAMPLE SIZE - 79
METALI-p-POLY Q 16.9,3.39
METALI-n-POLY 0 6.6.1.12
METALI-p-DIFF 0 19.4.1.60
METALI-n-DIFF Q 31.2.6.48
METALI-METAL2 n_} 36.0*4.8
TWO CIRCULAR MOSFET CAPACITORS
R=28.8 Mm, AR=3.2, 12.8 Mm, SAMPLE SIZE = 78
n-OXIDE THICKNESS nm 24.800.0.31
n-OXIDE CAPACITANCE fF/Mm 2 1.390,0.02
n-OVER-LAP CAPACITANCE fF/#m 0.085±0.0118
n-AL _m 0.495*0.043
p-OXIDE THICKNESS nm 25.500.1.19
p-OXIDE CAPACITANCE fF/Mm 2 1.358.0.049
p-OVER-LAP CAPACITANCE fF/Mm 0.095.0.0141
p-AL Mm 0.475.0.160
I
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The MOSFETthreshold voltages for Wafers 2, 11, and 12 are shown in Figures 6 and
7 and the results of a least squares fit to the data are given in Table 7. These
figures illustrate that Wafer 2 has a different threshold voltage distribution
than Wafers II and 12. The variation in threshold voltage is important, for it is
the main factor in setting the sensitivity of the SRAMsto particle upset. This
correlation will be shown in a later section. Because of wafer-to-wafer
variations, it is important to acquire data on a wafer-by-wafer basis in order to
identify wafers with uniform characteristics.
Table 6. Process monitor test results (Part 2).
TEST STRUCTURE
LAYER DIMENSIONS UNITS MEAN±STDEV
FOUR MOSFETs: SAMPLE SIZE = 33 quartets of MOSFETs
Wn/Ln:2.4/1.6, 7.2/1.6, 7.2/4.8, 2.4/4.8 Mm_um
KPn:MoCox MA/V _ 74.73±2.173
AWn=W-AW Mm 0.485*0.074
ALn=L-AL Mm 0.409*0.064
VTn V 0.844±0.031
2_f n V 0.731±0.003
_/V 0.592±0.019Yon
6on _ 0.252±0.022
8on 1/V 0.062±0.021
8bo n I/V -0.008±0.021
_on I/V -0.051±0.033
eon 1/V 0.083*0.030
Aon 1/V 0.006±0.003
Mon unitless 0.783±0.059
FOUR MOSFETs: SAMPLE SIZE = 70 quartets of MOSFETs
Wp/Lp=2.4/l.6, 7.2/1.6, 7.2/4.8, 2.4/4.8 Mm_um
Pp=MoC_x MA/V_
WD:W-AW
L_=L-AL
Tp
mfp
op
op
op
bop
op
op
_op
_op
28.80±0.566
Mm 0.780±0.035
Mm 0.139±0.028
V 0.684±0.025
V 0.717±0.002
_/V 0.530±0.009
VrV 0.235±0.008
I/V 0.132,0.005
1/V -0.089±0.002
I/V 0.021±0.026
1/V 0.058±0.005
1/V 0.003,0.001
unitless 1.062,0.047
INVERTER: SAMPLE SIZE : 78
Wn/Ln=2.4/1.6 Mm/Mm, Wp/Lp=7.2/l.6 Mm/Mm
THRESHOLD V 1.82±0.02
GAIN - 15.04±0.44
VHIGH V 5.00±0.00
VLOW MV 38.00±49.50
NOISE MARGIN V 2.19±0.02
12
J
z
F
Table 7. Threshold voltage values for Wafers 3, 11, and 12.
WAFER MOSFET VTM±VT o
2 n 0.786±0.037
11 n 0.722±0.014
12 n 0.708±0.022
2 p 0.662±0.023
11 p 0.696±0.029
12 p 0.700±0.036
Figure 6.
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Distribution of p-MOSFET threshold voltage for Wafers 2, 11, and 12.
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2.3 Reliability Chip
The reliability chip is intended to be used to characterize electromigration in
Metall, or Metal2, and Metal1 diffusion contacts. Electromigration in metals is a
wear-out mechanism found in the interconnects of integrated circuits. This
mechanism is accelerated by high temperatures and high current densities. Since
Metal2 generally carries the highest current density, it was characterized.
Metal2 electromigration results are shown in Figure 8 for the stress current
density, J, and stress temperature, T. The data were fitted to Black's
electromigration equation:
(6) t50 = A50j'nexp(Ea/kT)
where Ea is the activation energy and n is the current density factor.
: C;I !
The test structures used in this study are Metal2 aluminum wires that have a
length Lc = 8 mm. The t50 equation parameters are listed in Table 8 under run
N06J, Chip No. 18. The results for stress current density, J, and temperature, T,
are shown in Figure 8. The parameters listed in Table 8_were used to calculate
failures at operating conditions. For JoRerate = 0.2 MA/cm z and Tgperat e = 125°C,
t50 = 6,014 years and t0.01 = 416 years. The t0.01 calculation is Dasea on:
(7) Int0.01 = Int50 + o.x
where o is the lognormal shape factor, and x = -3.71905 [8] for a cumulative
failure percentage of 0.01 percent. At the chip level, the 50 percent failure
time is of interest for comparison purposes. The t0.01 is taken as the time when
the first wire fails.
|
E
z
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These electromigration results for this run, NO6J, are very encouraging for they
indicate that the metal system is robust. The electromigration results for this
run are listed in Table 8, where they can be compared to other runs. Two
attributes are evident: (a) the t50 values are consistent between the two chips
tested and (b) the t50 results are the highest seen to date except for the M95F
run which was erratic.
99
I_ #_ D/ o 2.1 190
J_ _ r_ Z_ ;3.3 190
70 h" _ E _ o 3.2 24o50[ 8'  o.2 t3 j_" ,_ .....0.2 55 /
_ 10 =
0.1
0.01
Figure 8.
extrapolated to operating conditions for Chip No.18.
in Table 8.
10 -1 10 0 101 10 2 10 3 10 4 10 5 10 6 107 10 8
,.,,,.,..,._,,_ TIME, t (hour)
Metal2 electromigration failure rates shown for three stress points and
More results are tabulated
Table 8. Metal2 electromigration data base.
VENDOR
TECH. RUN CHIP Ea
(pm) NO. NO. (eV)
3.0 B M78W -
3.0 D M88F -
2.0 C M92P I
1.6 A M95F I
1.6 A M95F 19
1.6 A MgAD I
1.6 A MgAD 10
1.6 A MO6J 18
1.6 A MO6J 15
n o
t50 (years)
A____
Jope r=O.
hr (M_}cm 2)n
2MA
To_er=125°C
0.36±0.05 1.50±0.02 0.32±0.02 0.0660
0.33±0.02 1.37±0.08 0.18±0.01 0.0039
0.47±0.02 3.72±0.20 0.37±0.02 0.0326
0.50±0.02 1.80±0.10 0.34±0.02 0.0001
0.19±0.05 6.70±0.30 0.70±0.05 503.6283
0.54±0.04 3.30±0.21 0.51±0.04 0.0005
0.42±0.04 3.09±0.04 0.58±0.03 0.0074
0.49±0.04 4.36±0.24 0.72±0.04 0.0301
0.50±0.09 4.32±0.50 0.68±0.09 0.0199
3.00
0.06
1300.00
0.43
700,000.00
77.79
25.00
6,014.00
4,988.00
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2.4 Diagnostic Test Chip Conclusions
Although the standard deviations of p-Poly, n-Poly and n-Diff contact resistance
were high, and the oxide pinhole densities were also high, the data collected from
the test structures indicated that the MOSISfabrication was normal for this task.
In summary, the measurementsuncovered the following:
I) Metal1 had no breaks in 9.0 meters and no metal bridges in 1.8 meters.
2) Metal2 had no breaks in 7.6 meters and no metall bridge in 1.5 meters.
3) Poly had 1 break in 13.6 meters and 2 poly bridges in 2.7 meters.
4) Oxide pinhole density for n-type MOSFETswas 17 defects/cm 2 and for p-type was
5 defects/cm _.
6) Poly, Metall, and Metal2 step resistances were excellent being less than a few
percent.
7) Metal2 electromigration resuits were excellent With a tO.01 - 416 years.
8) Inverter standard deviations ranged between2 and 8 mVwhich is excellent.
9) MOSFETthreshold voltage for n- and p-MOSFETswas distinctly different for
wafer 2. The threshold voltages from wafers 11 and 12 agreed closely.
Thus it is important to acquire data on a wafer-by-wafer basis. The variation
in threshold voltage across the wafer from the process monitor MOSFETsis 14 to
37 mV but from the inverter matrix the variation is much less than 10 mV. As
will be shown, the latter value is close to the value observed from the SRAM
threshold variations. The above results illustrate that across the MOSFETwafer
variations are larger than local variations,
3.0 SEU/TDRADIATIONMONITOR
The SEU/TD radiation monitor consists of a 4-kbit SRAMand four MOSFETs.
block diagram is shownin Figure 2.
The
3.1 SEUSRAMCeil
The SEU SRAM,shown in Figure 9, was designed with an offset voltage, Vo, that
adjusts the cell critical charge, Qc, allowing particles that induce a charge
greater than Qc to upset cells. Figure 9 shows the six MOSFETsfound in each
cell. The pulsed current source, shown'_in_the figure, is usedto Simulate a
particle strike on drain Dn2 when calculating the critical charge of the cell with
SPICE. ..........
This cell differs from that of a standard six-transistor SRAMcell in three ways:
I) the source of the p-MOSFET,Mp2_s c_onn-e-cted=toan adjusta6ie offset voltage,
Vo, instead of to VDDto provide control of the cell's critical charge; 2) the
drain area of Dn2 has been enlarged by al factor of f6ur Overii_he minimdm a_ea to
enhance the SEUupset rate, thus reducing measurementtime; and, 3) the cell is
16
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imbalanced by widening Mn2over minimumchannel width in order to enhance its SEU
sensitivity.
In operation the cell is biased and written into the sensitive state, as shown in
Figure 9, where the drains Dpl and Dn2 are reverse biased and susceptible to
particle-induced upset. In the sensitive state, Vo = 5 V so that all the memory
cells are biased as shown in Figure 9. Thus Vo is connected to Dn2 through Mp2.
Then Vo is lowered and the memoryis in the stare or capture state. The stare
state can be very long. In laboratory tests, SEUSRAMshave been held in the
stare state for several days. Particles that strike Dn2 and deposit sufficient
charge flip the struck cells. Then the read/write cycle is initiated by setting
Vo = 5 V. The memory is read to determine which cells have flipped during the
stare cycle. Finally the cells are written into the sensitive state and the cycle
repeated. The timing diagram for the SEUSRAMis shownin Figure 10. This shows
that both Vo and VDDare lowered during the stare cycle. The rationale behind
lowering VDDis discussed below under cell "power requirements".
The upset mechanism depends in part on the charge collection depth, 6X4. The
charge collection depth beneath Dn2 is much greater than beneath Dp] because the
n-well truncates the particle-induced charge track. This geometrical effect can
be seen in the cell cross section shown in Figure 3. Thus drain Dn2 is bloated as
shown in Figure 11, by the dark-line outline, to maximize particle collection and
is approximately rectangular being 8.0 Mm by 8.8 Mm.
The memory cell was designed using the MOSIS scalable CMOS rules and fabricated
using 1.6-Mm minimum linewidth. Table 9 provides the dimensions of the MOSFETs
and their drain areas. The MOSFETs were designed to satisfy the following
operating requirements: i) Read Requirement, 2) Write Requirement, 3) Detector
Response Function Requirement, 4) Temperature Requirement, and 5) Power
Requirement.
The WRITE REQUIREMENT requires that the cell be forced into the sensitive state.
This requires weak pull-up MOSFETs so the bit-line MOSFETs can restore the cells
to the sensitive state.
The READ REQUIREMENT requires that the cell pull the appropriate bit line low
since the bit lines are charged high. This requires that Mn's be designed to be
strong pull downs.
The DETECTOR RESPONSE FUNCTION REQUIREMENT requires that all the cells flip
spontaneously. As seen in Figure 12, the SRAMs have a distribution of offset
voltages at which the cells flip. This data is replotted in Figure 13 as a
cumulative probability plot using:
(8) P(Voi>Vo) - IO0-(N - O.5)/N t
where N is the number of flipped cells at Vo and Nt = 4096.
formula that describes the cumulative distribution is:
The analytical
(9) N = Nt{1 - erf[(Vos - VosM)/Voso#2]}/2
where Vos is the offset voltage in the spontaneous flip range, Vos M is
value, and Vos o is the standard deviation; erf is the error function.
the mean
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Devices must be screened carefully for outliers; this point is illustrated in
Figure 14. Outliers can appear as cells that flip at high Vo values or as
illustrated in the figure as cells that flip at low Vo values. The cumulative
distribution plot is particularly useful in highlighting outliers.
The data shown in Figure 13 are listed in Table 10 and indicate that the mean
spontaneous offset voltage is approximately 1.8 V and the standard deviation is
approximately 10 mV. This behavior is determined by the threshold voltage of
inverter #I (INV#1) and its variance. The VTinvu and VTinvo are given by
equations in Section 2.1 for the inverter matrix fault chip. That is Vou = VTinvu
and Voo = VTi This can be seen in the results listed in Table 11'where th_
SEU SRAM data nf_'Is between the inverter matrix resuits.
The TEMPERATURE REQUIREMENT requires that the detector function be independent of
temperature. This can be achieved by properly sizing the MOSFETs in INV#1. The
key to the design follows from the differentiation of the inverter threshold
equation given above. It can be shown that 8r is independent of temperature if
1/Fno)dFn/dT = (I/Fpo)dFD/dT. This relation holds if Fn/Fno = Fp/Fpo =
T/To3^-I.5. The te/nperature dependence of VTinv _s:
aVTi nv I V_rr-°r°"vTnT - VTpT
(I0) VTiT-
aT IT_To 8V_ro + 1
- aVTp/aTIT_To, and where 8ro =
where VTnT = aVTn/aTIT_To, _T_eshold voltage is independent of temperatureKPnoWnLp/(KPpoWpLn). The inverter
for:
(11) _ = VTpT/VTnT.
This is illustrated in Figure 15 for the case where 8ro = I. For the SRAM INV#1,
Bro = 6.67, which was calculated using W and L from Table g and AL and AW from
Table 6. For 8ro = 6.67, VTnT = -4 mV/°C, and VTDT = -4 mV/°C, the temperature
coefficient for the inverter threshold voltage is VTiT = -1.77 mV/°C.
The POWER REQUIREMENT is determined by the power available from the system and by
self-heating, which causes an increase in the chip temperature. The power
consumed by each cell was determined from a SPICE simulation of the cell and
plotted in Figure 16 for various VDD and Vo values. For a 4-kbit memory, VDD = 5
V, Vo = 2 V, and IDcell = 40 FA, the Pchip = 0.82 W. This power is too high from
both system and self-heating standpoints. Thus reducing VDD to reduce chip power
is mandatory. For VDD = 3 V, Vo = 1.8 V, and IDcell = 5 FA, the Pcell = 61 mW.
The reduction in VDD during the stare cycle is shown in the timing diagram given
in Figure 10.
_-=_
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Figure 9.
WORD LINE
I VDD
INV#1 T
D_p Mpl(O]FF)
_ ]
 I(ON)
BIT _
INV#2
Mp2(ON)
Mn2(OFF)
Vo
PARTICLE
SE'NSIT1VE
t_ Ipulse
<BIT>
S[IU41221.PLT
The SEU SRAM circuit biased in the sensitive or capture state.
READ CYCLE (W-5V, Vo=VDD=5V)
A xxxxxxx xxxx xxxx xxxxx
E L__I [_! l__J
O Kx x;x;, xx x-
D_
WRITE CYCLE (Q=HiZ, Vo=VDD=5V)
A xxxxxxxx xxxxxx xxxxxxx
E I I l__J
W I J
D xxxxxxxx xxxxxxx xxxxxxx
STARE CYCLE (A=D=O, Q=HiZ, VDD=5V)
w
E=W __J
Vo
VDD \
'II_InI ,lqE
Vo(stare) --i
Figure I0. SEU SRAM timing diagram.
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Figure 12. SRAM spontaneous flip response for six SEU SRAMs taken from Wafer 2.
This is the detector response function.
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Figure 13. Detector response shown in Figure 12 is shown here as a cumulative
distribution allowing the determination of the mean and standard deviation offset
voltages.
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Figure 14. Detector response for Chip #4 shown in Figure 12 where outlier points
are included. The line was fitted to points within one sigma of the mean.
21
Figure 15.
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Table 9. Dimensions of SEU SRAM MOSFETs and drain areas.
DEVICE L(Mm) W(Mm) Ad(Mm2)
Mnl 1.6 2.4
Mn2 1.6 3.2
Mpl 3.2 2.4
Mp2 3.2 2.4
Mtl 1.6 2.4
Mt2 1.6 2.4
17.92
74.88
14.08
12.16
Table 10. SEU SRAM Vos results.
CHIP VosM±VToso
#i 1.8028±0.0104
#2 1.7974±0.0096
#3 1.7959±0.0096
#4 1.7949±0.0099
#5 1.7926±0.0107
#6 1.7842±0.0104
Table 11. Inverter matrix and SEU SRAM test result comparison.
Wn Ln Wp Lp Gro VTinvM±VTinvo UNITS DEVICE
2.4 1.6 2.4 1.6 I
2.4 1.6 2.4 3.2 2
2.4 1.6 2.4 6.4 4
2.00±0.008 V
1.80±0.010 V
1.42±0.006 V
INVERTER MATRIX
SEU SRAM (INVI)
INVERTER MATRIX
3.2 SEU SRAM Analysis
In this section the calibration procedure for the SRAM detector is described.
Once calibrated this detector is able to measure protons, alpha particles, and
heavy ion environments inside spacecraft computers. The procedure requires
determining the detector's overlayer thickness, 6X3, and collection depth, 6X4.
These were determined using 0.55 and 1.0 MeV protons from the Caltech Tandem Van
de Graaff. The analysis requires a knowledge of the proton charge deposition
versus range and this was calculated using particle range physics from TRIM
[9,10]. The validity of the analysis was verified with energy straggling
measurements. Finally, the SPICE circuit simulation program was used to compute
the relationship between the charge deposited in the memory cell and the cell
offset voltage [11,12,13]
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The critical charge, Qc, of the SRAMcell was determined as a function of Vo using
MOSISsupplied SPICEparameters. The parasitic nodal capacitances were modeled by
fixed metal and polysilicon interconnect capacitances and by the drain depletion
capacitances using their areas and peripheries. The SPICE simulation used the
level-2 model. A triangle current pulse with a 1:19 rise:fall shape was used to
upset these cells [14]. The location of the pulse generator in the memoryceil is
shown in Figure g. For a given pulse height, the transient simulation was
examined at 100 ns where the response was compared to VDD/2 to determine if the
cell had flipped. The current pulse height was adjusted using a binary search
algorithm until the difference in charge (area under current pulse) between
successive simulation runs differed by less than i fC. These results were found
to be invariant with current pulse widths up to 500 ps. Since the proton width is
about 200 ps, the response of these circuits exceeds that of the proton current
pulse.
SPICE simulations provide the Qc versus vo curve shown in Figure 17 which is well
approximated by the straight-line relationship:
(12) Qc ° Cu(Vo - Vos_)
where Vosp.- 1.8 V is the mean offset voltage in the spontaneous flip range and
the slope is the upset capacitance, Cu = dQc/dV o = 56 fC/V.
In the SRAM test sequence, all memory cells are written into the sensitive or
stare state where Mn2 is turned OFF and Mp2 is turned ON, which connects Vo to the
bloated drain, Dn2; see Figure 9. Vo is then lowered from 5 V for a period called
the stare time, which can last a few seconds to several days. Thereafter, V is
returned to 5 V and the cells are read to determine the number of upsets. _his
cycle is repeated for different values of Vo.
Test results are shown in Figure 18 for protons and alpha particles and compared
against the spontaneous flip response. The overall behavior indicates that at
high Vo the response curve is determined by particle energy straggling. At
intermediate Vo, the response is determined by the collection of particles outside
the area of drain Dn2. This is called the peripheral hit region. Finally, at low
Vo, the cells flip spontaneously.
3.2.1 Layer Thickness Analysis:
The following analysis is used to determine the SRAM detector Dn2 overlayer
material thickness, 6X3 = X3 X2, and charge collection region thickness, 6X4 :
X4 - X3. A schematic view of these layers is shown in Table 12.
The analysis requires the determination of offset voltage, Vop, at the peak of the
cell upset distribution. In this technique the cell u_set distribution is
normally distributed as seen in the cumulative probability plots shown in Figure
19. The analysis follows from the SRAM detector equation:
(13) dN/dt = o¢(N t - N)
where o is the area of Dn2, @ is the flux, N is the measured number of flipped
cells, and Nt is the total number of cells in the SRAM. Evaluating for N _ 0
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(14) dN/dtlN_O = Ro = o@Nt
The particle flux at diode, Dn2, is described
distribution expressed by the error function:
by the Gaussian or normal
(15) @ = @m{1 - erf[(Vop - VopM)IVopo'Vr'2"]}12
where @m is the maximum particle flux entering the SRAM, Vop is the offset voltage
in the vicinity of the upset peak, VoD u is the mean or peak value, and VoDo is the
standard deviation for the upset distr_bution. Note that @ = @m/2 at Vo; = VODu,
which states that only half the particle flux entering the SRAM can upset _ells.'-
Combining the abovR equations leads to the following expression for the number of
flipped cells in the vicinity of the particle upset distribution:
(16) N m Ro/o@ m - Nt{1 - erf[(Vop - VopM)/VopoV_2]}/2
The probability distribution given in percent and plotted
determined from:
in Figure 19 was
(17) P(Voi>Vop) = IO0.(N - 0.5)IN t
where N is the number of flipped cells at Vop and for this SRAM Nt = 4096 cells.
The calculation of N can take two approaches. The first approach is used when the
experimenter knows the beam flux, ¢m. In this case, N _ Ro/o@ m where o = 68.8 Mm
for Dn2 [12]. The second approach is used when the experimenter knows the beam
fluence, F_, _n_ the number of upsets, Nf, observed during the time the beam is
on. That Is Nf/oF m. This approach is useful when the flux is variable and
the fluence can be monitored.
The data points in Figure 19 allow an analysis of the Gaussian nature of the
energy dispersion of the particles as they lose energy in the silicon. At the
peak of the upset distribution, at the 50 percent point, only half of the
particles can deposit sufficient charge to flip the cells. This is defined as Qcp
and is given by:
(18) Qcp : Cu(VopM - VosM)
where Qcp values for the four curves shown in Figure 19 are listed in Table 13.
The SRAM overlayer thickness, 6X3, was determined using a 0.55 MeV proton beam
which stopped within the collection layer. This is crucial for it means that all
the charge deposited in the collection layer, 6X4, is collected by the diode Dn2.
The charge deposition profile for the 0.55 MeV proton beam is shown in Figure 20.
This profile was plotted using TRIM [9]. The analysis for 6X3 begins by
determining Voou for the 0.55 MeV proton upset data shown in Figure 19; the
results are li_ted in Table 13. Then Qcp is determined from Figure 17. Finally,
the QcD value is subtracted from the End Of Range, EOR, of the charge deposition
curve _hown in Figure 20. Thus 6X3 = 4.32 Mm.
The charge collection thickness, 6X4, was measured with a 1.0 MeV proton beam
which has a range greater than X4. The charge deposition profile for the 1.0 MeV
proton beam is shown in Figure 21. The analysis begins by determining Vop_ for
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the 1.0 MeVproton upset data shown in Figure 19. Then Qco was determined from
Figure 17. Finally 6X4 was determined by adding Qcp to th_ overlayer charge as
determined from 6X3; the technique is illustrated in Figure 21. Thus 6X4 = 6.64
//m.
The charge collection depth, 6X4, was also determined for a 4.7 MeV alpha particle
beam and a collection depth of 6.33 /_m was determined. This value is 0.31 /_m
smaller than the collection layer thickness determined for the proton beam. This
is due to the fact that heavier particles have a smaller range.
The linear energy transfer, LET, in MeV-cm2/mg for the particles can now be
calculated using: .........
(19) LET _ 6E4/6X4 : (E3 - E4)/(X4 - X3) = Cu(Vop_ - Vos#)/I<p6X4
where K = 44.2 fC/MeV for silicon, p = 2320 mg/cm 3 for silicon, Cu is in fC/V, Vo
is in Volts and 6X4 is in cm_ LET values are listed in Table 13. The LET value
for Vopu = 5 V is 2.88 MeV.cm_/mg for an estimated 6X4 = 6.00 #m. The conversion
factor R is determined from:
(20) K - 1.602x10-1g(c/e)x1015(fC/C)x106(eV/MeV)/3.62(eV/eh-pair) = 44.2 fC/MeV
where the energy needed to produce a hole-electron pair in silicon is 3.62(eV/eh-
pair).
3.2.2 Layer Thickness Dispersion Analysis:
The result of calculating the errors in 6X3 and 6X4, that is, 6X3 o and 6X4 o, is
shown in Table 12. It shows that as the 0.55 and 1.0 MeV protons pass through the
various regions that the energy dispersion increases. This leads to an
uncertainty in the thickness of each layer. The thickness dispersion is
calculated from the energy dispersion. For the overlayer the depth dispersion is:
(21) 6X3 o = 6E3Xo.K.d6X3/dQ d
where 6E3X o is the energy dispersion due to overlayer thickness variations and
from Figure 20, dQd/d6X3 = 3.85 fC/Mm. The collection layer depth dispersion is:
(22) 6X4 o = 6E4Xo.K.d6X4/dQ d
where 6E4X o is the energy dispersion due to collection depth variations and from
Figure 21, dQd/d6X4 = 3.125 fC/Mm.
The evaluation of 6X3 o requires an evaluation of 6E3 o. Since the 0.55 MeV protons
stop in the charge collection region, the energy dispersion is determined by the
Au scattering foil and the Si overlayer and not the Si collection layer. The
energy dispersion for the 0.55 MeV protons is evaluated at the peak of the
probability distribution as defined at the 50 percent point in Figure 19; it is
calculated from Eopo(O.55) = (Cu/K)Vopo(O.55). This energy dispersion consists of
the following comp6nents:
(23) Eopo(O.55) = [(Eoso)2 + (E1o)2 + (6E3o)2] I/2
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where Eoso : (Cu/K)Vos o is the instrument function energy dispersion, Elo is the
source Au scattering foil energy dispersion, and 6E3 o is
(24) 6E3 o = [(6E3So) 2 + (6E3Xo) 211/2
where 6E3S o is overlayer energy dispersion due to particle straggling and 6E3X o is
the overlayer energy dispersion due to overlayer thickness fluctuations. The E1o
= 0.012 MeV was determined from Rutherford scattering theory for a 1.2-Fm thick Au
foil. 6E3S a = 0.009 MeV was determined from Rutherford scattering theory for a
4.32-Fm thick overlayer. 6E3X o is now calculated from the above two equations and
6X3 o = 0.19 Fm was then determined.
The evaluation of 6X4 o requires an evaluation of 6E4 o. Since the 1.0 MeV protons
pass through the charge collection region, the energy dispersion is determined by
the Au scattering foil, overlayer and collection layer. The energy dispersion for
the 1.0 MeV protons is evaluated at the peak of the probability distribution as
defined at the 50 percent point in Figure 19; it is calculated from Eopo(1.0) -
(Cu/K)Vopo(l.0). This dispersion consists of the following components:
Eopo(l.O ) = [(Eoso) 2 + (E1o)2 + (6E3o)2 + (6E4o)2] I/2
where 6E4 o is
(25) 6E4 o = [(6E4So) 2 + (6E4Xo) 211/2
where 6E4S o is collection layer energy dispersion due to particle straggling and
6E4X o is the energy dispersion due to collection layer thickness fluctuations.
The 6E4S o = 0.011MeV was determined from Rutherford scattering theory for a 6.64-
Fm thick collection layer. 6E4Xo = 0.025 MeV is now calculated from the above two
equations and 6X4 o = 0.36 Fm was then determined.
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Table 12. Schematic view of the proton paths from the source to the SRAM.
XO
X1
X2
X3
X4
Proton source
Au Scattering Foil
Vacuum
Si Overlayer
Si Collection Layer
1.0 MeV 0.55 MeV
6XI = 1.20
El = 1.00±0.01
6X2 = 0
E2 = 1.00±0.01
6X3 = 4.32±0.19
E3 = 0.81±0.03
6X4 = 6.64±0.36
E4 = 0.44±0.04
6X1 = 1.20
El = 0.55±0.01
6X2 = 0
E2 = 0.55±0.01
6X3 = 4.32±0.19
E3 = 0.24±0.03
E4 = 0
6X in /_m and E in MeV.
Table 13. 6X3, 6X4, and LET values.
PARTICLE p v p.V po6x36x4 ,ET_m /_m MeV- cmZ/mg
0.55 MeV PROTON
1.00 MeV PROTON
4.70 MeV ALPHA
10.47 1.99 0.02 4.32 ....
16.18 2.09 0.03 4.32 6.64 0.24
50.40 2.66 0.14 4.32 6.33 0.77
OPERATING CONDITION 178.00 5,00 4.32 6.00 2.88
SPONTANEOUS FLIP Vos_ Voso
1.80 0.01
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Figure 20. Charge deposited by 0.55 HeV protons in silicon. This charge is used
to calculate the overlayer thickness, 6X3.
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to calculate the collection depth, 6X4.
This charge is used
3.3 MOSFET Total Dose Dosimeters
The total dose MOSFETs included on the LL chip consist of a calibrator p-MOSFET, a
floating gate p-MOSFET, and a standard n-MOSFET. These devices are intended to
monitor total dose by two methods: (a) threshold shift of the n- and p-MOSFETs due
to the radiation-induced oxide charge and (b) conductance shift of the floating
gate p-MOSFET due to the accumulation of gate charge. The method (a) is a
conventional method and method (b) is experimental [15].
The MOSFETs have circuit-like rectangular geometries which are listed in Table 14.
The associated measuring circuits are shown in Figures 22 to 24 where the resistor
values are fixed at R = I kO. These circuits are meant to measure the MOSFETs at
a single-point in their IV characteristics and provide a rough indication of the
total dose degradation. These MOSFETs and circuits have a number of shortcomings;
in particular their sensitivity to radiation is low. The sensitivity of the
MOSFETs to radiation is analyzed below and in Section 3.4, where an advanced
MOSFET dosimeter is introduced which overcomes a number of shortcomings of the
current devices and circuits.
3.3.1 Calibrator p-MOSFET Dosimeter
The calibrator p-MOSFET circuitry is shown in Figure 22. This device is used to
monitor the radiation-induced charge accumulated in the gate oxide and at the
oxide interface. In addition it is intended to provide the threshold voltage
needed in the analysis of the floating gate p-MOSFET.
The analysis of the calibrator p-MOSFET uses the saturation region drain current:
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(26) IDp = 8p(VDD- VGp- VTp)2
where VTp is the absolute value of the p-MOSFETthreshold voltage. A circuit
analysis yields VDp= VOp/2, IDp - VOp/2R, and VGp- VDD/2. The threshold voltagefollows from these relations:
(27) VTp = (VDD/2) - #VOp/28p.R
where 8D : 8po, the starting value.
VT chan_es is:
The sensitivity of the drain voltage, VD, to
(28) Sp = dVDp/dVTp= 28pR(VDD- VGp- VTp)
0.1 for the MOSFETvalues listed in Tables 6 and 13 and the circuitwhere Sp =
parameters shown in Figure 22.
The amount of VT degradation with dose depends on the bias that is held on the
gate during the "soak" state; i.e. when the device is not being measured [16].
For maximal sensitivity to radiation, the gate should be biased so the p-MOSFET is
in the OFF state. For the implementation shown in Figure 22, the MOSFET will be
maintained in the ON state during the soak state. This will reduce the radiation
sensitivity by a factor of two over an OFF state bias. In addition the satellite
power down state will place the MOSFET in the OFF state. Thus the dose history
will be complicated if the MOSFET is frequently switching between operating
states.
3.3.2 Floating Gate p-MOSFET Dosimeter
The floating gate p-MOSFET circuitry is shown in Figure 23 and its gate dimensions
are listed in Table 14. The circuitry is intended to provide a measure of the
radiation-induced charge that accumulates on the floating gate. This charge will
shift the gate potential and hence the channel conduction. This device is
designed with the Poly gate connected to Metall which is connected to Metal2. The
area of the metal sandwich is 8.0 #m by 8.0 #m.
In operation the act of powering up the MOSFET will induce a charge on the
floating gate due to displacement currents that flow through the capacitor network
formed by the gate overlap capacitances and the gate-well capacitor. Experiment_
indicate that p-gates have an initial voltage of a few tenths of a volt.
From a circuit analysis of the circuit shown in Figure 23, the gate voltage on the
floating gate is given by:
(29) VGpf - VTpf + #VOpf/Spf.R
where VTpf : VTp, the threshold voltage determined from the calibrator p-MOSFET,
and 8pf - 6po.
As mentioned above, the VT degradation depends on the gate bias history. In this
case the gate bias history is unknown, which complicates the analYsis. Also
recent radiation tests of floating gates, indicate that the polysilicon gates are
surrounded by leaky oxides that will not support charge for more than 24 hours.
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For the implementation shown in Figure 23, it is recommended that this device be
maintained in the power up condition as much as possible and measured
periodically. The outcome of this experiment cannot be predicted at this time;
however, the results will be viewed with great interest.
3.3.3 Standard n-MOSFET Dosimeter
The standard n-MOSFET circuitry is shown in Figure 24. This device is used to
monitor the radiation-induced charge accumulated in the gate oxide and at the
oxide interface. The drain current for the n-MOSFET, which is operated in
saturation, is:
(30) IDn = 8n(VG n - VTn) 2
and a circuit analysis yields the following expression for the threshold voltage:
(31) VTn - O.5.VDD - #(2VO n - VDD/2)/(Sn.R}
where 8n - 8no, the starting value. The sensitivity of the drain voltage, VD, to
VT changes is:
(32) Sn - dVDn/dVT n = 8nR(VG n - VTn)
where Sn : 0.14 for the n-MOSFET values listed in Tables 6 and 14 and the circuit
parameters shown in Figure 24.
The VT radiation degradation for n-MOSFETs is complicated by the nature of the
radiation induced charges. Oxide charge is positive and oxide-silicon interface
charge is negative. The VT shift depends on the rate at which these charges
accumulate and this process is gate bias dependent.
3.4 Advanced MOSFET Dosimetry
Dosimetry measured via MOSFET threshold voltage shifts is influenced by two
second-order effects: (a) the radiation sensitivity of the transconductance
factor, KP, caused by radiation-induced mobility, M, degradation and (b) the
temperature sensitivity of KP and VT. The goal in developing an advanced MOSFET
dosimeter is to minimize/eliminate or account for both of these effects. In
addition, the system operating conditions must be considered in order to obtain
accurate dose measurements. The operating conditions are discussed at the end of
this section.
The p-MOSFET is operated in the saturation region, which is ensured by connecting
the gate to the drain as seen in Figure 25. For this case the drain current is
given by:
KP.W
(33) ID- (VG- VT) 2
2L
where VT is the absolute value of the p-MOSFET threshold voltage. This equation
is plotted in Figure 26, which shows the temperature effects and the temperature
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independent point. The above square-law relationship is rewritten in terms of VG:
(34) VG= VT + _21D.L/{KP.W)
where the radiation sensitivity is:
(35) S = dVGIdVT= i
which shows the direct relationship between a change in VT and a change in the
measuredgate voltage.
The temperature dependenceof the p-MOSFETIV characteristics, shown in Figure 26,
indicates that the temperature effects can be eliminated by operating the MOSFET
at a certain fixed current value, termed IDo. The analysis uses a Taylor series
expansion of the VGexpression:
(36) VG= VGo + VGT(T- TO) + VGD'D
where T is the absolute temperature, D is the radiation dose, the VGtemperature
coefficient is VGT = aVG/aTIT_To, and the VG dose coefficient is VGD = aVG/aDID_ o.
The current at the temperature independent point is found by setting VGT = 0 in
Eq. (34). This leads to:
(37) IDo = 2KPo3(W/L) [(VTTIKPTo)] 2
which shows that IDo is MOSFET geometry dependent. The gate voltage at the
temperature independent point is found by substituting IDo into Eq. (34); that is:
(38) VG o : VTo + 2VTT'KPo/KPT o
which shows that VGo is independent of the MOSFET geometry.
Further analysis uses a Taylor series expansion of VT and KP:
(39) VT = VTo + VTT(T - To) + VTD'D
where the VT temperature coefficient is
coefficient is VTD = aVT/aDID_ O. For KP:
VTT = aVT/aTIT.>To and the VT dose
(40) KP = KPo + KPT(T - To) + KPD'D
where the KP temperature coefficient is KPTo = aKP/aTIT_To and the
coefficient is KPD = aKP/aDID_ O. The temperature dependence of KP is:
KP dose
(41) KP = KPo(T/To) -n
where n is a constant and KPTo = aKP/aTIT_To = -n'KPo/T o.
For VTo = 0.7 V, V_T _ -2 mV/°C, n : 1.5, KPo = 30 MA/V 2, and TO = 300 K, leads to
KPTo = -0.15 (MA/V)/ C, IDo = 19.2 #A, and VGo = 0.7 + 0.8 = 1.5 V. These values
were used to calculate the temperature independent point in Figure 26.
The dose dependence is found by evaluating Eq. (34):
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(42) VGD : VT D - VTT.KPD/KPTo
where IDo was substituted in the resulting equation. For a p-F_OSFET biased in the
OFF state [3], VTD = 3.45 mV/krad(Si)_and KPD = -0.025 (MA/V_)/krad(Si). Using
VTT - -2 mV/°C and KPTo - -0.15 (MA/V_)/°C determined above, leads to VGD = 3.78
mV/krad(Si). Notice that the KP contribution is small, for VGD is only slightly
larger than VTD. The total dose expression is:
(43) D : (VG - VGo)IVG D
The above dose expression requires the evaluation of VTD and KPD, which is done
using Co-60 irradiation. In this evaluation, dose rate effects must be evaluated
and then extrapolated to operating dose rate conditions. For p-MOSFETs, dose rate
effects are usually minimal.
The p-MOSFET dosimeter operating modes include MEASure, OFF (soak/power down),
CALibrate #I and CALibrate #2. For maximum sensitivity to radiation, p-MOSFETs
should be operated in the OFF state during the soak state. In the OFF state the
electric field is directed from the gate toward the silicon. This means that
during the radiation damage process when the positive oxide charge is mobile, it
will be distributed more toward the silicon, which makes the MOSFET harder to turn
on. This can be achieved in the implementation shown in Figure 25 by applying
zero bias to the gate. This requirement has the advantage that the soak and power
down states will be identical and means the MOSFET will be operated in a
consistent bias state providing a well-known biasing scenario. The key to this
bias requirement is that the n-well be connected to a zero potential and not be
biased to VDD as is the normal case in integrated circuit design. Keeping the p-
MOSFET's n-well at zero bias will not interfere with SRAM operation whose n-wells
are biased to VDD.
The design of the dosimeter requires current flow from source to drain and not via
a peripheral leakage path. Thus the device is designed as an edgeless MOSFET
where the source completely surrounds the drain. In addition, all junctions are
held at zero bias except for the drain junction. The operational amplifier holds
the source at zero bias by providing a drain current ID = V1/R. The drain voltage
is fixed by the amplifier at VG which, for the case of the p-MOSFET, is negative.
Table 14. Dimensions of total dose MOSFETs
DEVICE L(Mm) W(Mm)
STANDARD n-MOSFET 1.6
CALIBRATOR p-MOSFET 1.6
FLOATING GATE p-MOSFET 1.6
3.2
3.2
3.2
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Figure 22.
VOp
Calibrator p-MOSFEToperated as a total dose dosimeter.
VGpf
"fl)_31_.21,PLT
VDD
//--c
VD
VOpf
Figure 23. Floating gate p-MOSFET operated as a total
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dose dosimeter.
Figure 24.
"l_11221.1q.T
VDD
VG
YOn
Standard n-MOSFET operated as a total dose dosimeter.
$I
ID=V1/R
SEtJ31221.PLT
S1 $2
$3 MEAS CAL#I
$4 OFF CAL#2
Figure 25. p-MOSFET operated as a total dose dosimeter where the gate voltage is
proportional to the dose. The drain current, ID, is set to minimize temperature
variation effects; see Figure 26.
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Figure 26. Temperature dependence of the p-MOSFET dosimeter showing the
temperature independent point at IDo = 19.2 pA and VGo = 1.5 V.
4.0 SEU/TD RADIATION MONITOR SCREENING PROCEDURES
Once JPL completed the chip design, the design was transmitted electronically to
MOSIS, who had the wafers fabricated and the chips packaged in 28-pin DIPs without
lids. Once the parts were partly screened, the remaining chips were sent for
lidding. The chips for this project came from three wafers: 2, 11, and 12. As is
customary at MOSIS, chips are not tested in wafer form. Thus chips that were
packaged are untested. The inventory of the chips during functional test,
screening, and packaging is listed in Table 15. Table 16 outlines the steps
followed in part screening and lists the organization that performed the task.
The screening procedures were conducted according to a subset of MIL-STD-883C
screening requirements. The requirements consisted of the following:
I) Non-destructive Bond Pul] (Method 2032)
2) Internal Visual Inspection (Method 2010)
3) External (Package) Visual inspection
4) Pre-Burn-ln Static and Dynamic Test
5) Static Burn-In 24 hours at 125°C With All Leads Grounded Except VDD = 5 V
6) Post Burn-ln Static and Dynamic vest
7) Post Hermetic Seal Static and Dynamic Test
8) Hermeticity Seal Test (Method 1014)
9) Final External Visual Inspection
10) Pre-Ship Review
The SEU/TD Radiation Monitor chip results showed a functional yield of 94.6
percent. During the test, 71 SRAMs passed the power up, walking ones, checker
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board, access time, and standby power tests. Fifty (50) SRAMsand 41 compl_te
MOSFETexperiments were able to pass a 24-hour burn-in at a temperature of 125 C.
During the tests, various failure types were detected which included stuck memory
cells, large chip stand-by leakage currents, and large transistor leakage
currents. It should be noted that the n- and p-MOSFETsdid not have input pad
protection to allow an accurate current measurement. Twenty-nine of the devices
were lost during the hermetic seal lidding operation. In spite of the best
efforts of the assembly house, it appears that the normal ESDprevention practices
were not sufficient to protect these devices. Forty-three (43) SEUSRAMsand 14
Total Dose MOSFETspassed the hermeticity and final electrical tests and were
delivered to the Lincoln Laboratory. See Table 15 for the chip inventory.
Table 15. Chip Inventory
ACTIVITY
CHIPSPACKAGEDWITHOUTLIDS...TOTAL
SRAMsFAILINGINITIAL TEST-I
PROTOTYPEPACKAGESSENTTO LL
PACKAGESHELDAS SPARES
PACKAGESHERMETICALLYSEALED
PACKAGESHERMETICALLYSEALED...TOTAL
SRAMsFAILINGTEST-4
GOODSRAMsANDMOSFETsSENTTOLL
GOODSRAMsANDBADMOSFETsSENTTOLL
UNLIDDED
PACKAGES
75
4
6
15
5O
LIDDED
PACKAGES
5O
7
14
29
39
Table 16. Parts screening procedures
ORGANIZATION TASK STEPS
1. VLSI TECH
2. MOSIS
3. ASSEMBLY
4. VLSI TECH
5. VLSl TECH
6. ASSEMBLY
7. VLSI TECH
8. ASSEMBLY
9. VLSI TECH
10. VLSI TECH
11. VLSI TECH
DESIGN
FABRICATION
ASSEMBLY
INITIAL TEST
PROTOTYPEARTS
DELIVEREDTOLL
PACKAGE&
SCREEN-I
SCREEN-2
SCREEN-3
CHIPGRADING
PRE-SHIPMENT
REVIEW
SCREENEDPARTS
DELIVEREDTO LL
A, EUTECTICDIE ATTACH
B. ULTRA-SONICBONDING
A. ELECTRICALTEST-1
1. CHIPLEAKAGE
2. SRAMWALKINGONE/
CHECKERBOARD
3. MOSFETI-Vs
A. 6-PARTS
A. PACKAGESERIALIZATION
B. DOCUMENTATION
C. NON-DESTRUCTIVEBOND-PULL
(2/PACKAGE@i0 GRAMS)
D. VISUALINSPECTION-1
E. HERMETICSEAL
A. TEMPERATURECYCLES
(5-60 MIN CYCLES)
B. VISUALINSPECTION-2
C. ELECTRICALTEST-2
(SEETEST-I)
D. BURN-IN
(24 HRS@125°C)
E. ELECTRICALTEST-3
(SEETEST-I)
F. VISUALINSPECTION-3
A. HERMETICSEALTEST
A. ELECTRICALTEST-4
(SEETEST-I)
B. DOCUMENTATIONREVIEW
A. PROGRAMOFFICE
TASKREVIEW
A. 43 PARTS
5'0 SEU/TDSYSTEMINTERFACECIRCUITRY
The interface circuitry that surrounds the SEU/TDchip is shown in Figure 27. In
satellite operation, the SEU/SRAMoffset voltage, Vo, is connected to +5 V which
makes the chip sensitive to particles with a LET_ 2.88 MeV.cm_/mg. The SRAMwill
be monitored periodically for upsets. As seen in the figure, all digital lines
have pull-down resistors which force the data lines to ground when the signals
from digital chips are in a tri-state condition.
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Figure 27. Diagram of the MSX Radiation Experiment SEU/TD computer interface
electronics. The capacitor values are CI = 0.01pF and C2 = 0.1 pF.
The three total dose MOSFETs located on the chip were described in Figures 22 to
24. These MOSFETs are meant to provide a rough indication of the total dose
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experienced by the chip. There are a number of open issues at this time that
concern the operation of the experiment while in orbit. These include:
1) How often will the SEU/TD Chip be measured in orbit? The total dose MOSFETs
will change significantly over days or weeks depending on the shielding and solar
flare activity. The SEU/SRAM with 4 kbits will experience several upsets per day
depending on the orbit and solar flare activity.
2) What is the shielding above the chip? Shielding alters the total dose and
shifts the ratio of electrons and protons reaching the chip.
3) What is the biason the gate of the MOSFETs during non-measurement times? It
is well known that the rate of total dose build-up is a function of the gate bias.
During periods when the power is off, the chip must be grounded. If the leads are
allowed to float, then the chip will be in an unknown state and data will be
difficult to interpret.
4) When will the temperature be monitored relative to SEU/TD Chip measurements?
This temperature measurement is needed to interpret the dose measurements, for the
threshold voltage is temperature sensitive.
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